Keil™, An ARM® Company

Device Database®

Product Information

Device Database®

Evaluation Software

Compliance Testing

Distributors

  • Overview

    Select your country for a list of the
    distributors available in your area.

Peripheral Simulation

For Infineon C508 — Compare Timer 1

Simulation support for this peripheral or feature is comprised of:

  • Dialog boxes which display and allow you to change peripheral configuration.

These simulation capabilities are described below.

Compare Timer 1 Dialog

Compare Timer 1

The Compare Timer 1 Dialog controls the time base for compare capture registers.

Compare Timer 1 Group

  • Clock contains the value that is divided into the oscillator frequency to produce the compare timer 1 clock.
  • CT1CON (Compare Timer Control Register) holds the clock selection settings, the interrupt and overflow flags.
  • Status (Capture Timer Status) indicates the current state of the capture timer.
  • CT1 (Compare Timer) holds the current 16-bit compare timer 1 value.
  • CCP (Compare Timer Period Register) contains the period value to be matched with compare timer 1.
  • CT1OF (Compare Timer 1 Offset Register) holds the value added to the compare timer to generate a delayed signal for outputs COUTx. CT1OF does not affect the CCx outputs.
  • CT1R (Compare Timer 1 Run/Stop Control) when set, starts compare timer 1. Resetting this bit stops compare timer 1.
  • CT1RES (Compare Timer 1 Reset Control) is set to clear the compare timer 1 value. If this bit is reset, the compare timer 1 value does not change when compare timer 1 is stopped (CT1R).
  • STE1 (CAPCOM Unit Shadow Latch Transfer Enable) is set to transfer the period (CCP), compare (CC), and offset (CT1OF) registers into the real registers when compare timer 1 reaches the next timer event. STE1 is reset by hardware.
  • CTM (Compare Timer 1 Operating Mode) is set for up/down counting, and reset for up counting only.

Interrupt Group

  • ECT1 (Compare Timer 1 Interrupt Enable) is set to enable compare timer 1 interrupts.
  • ECTP (Enable Compare Timer 1 Period Interrupt) is set to generate an interrupt and change the count direction when compare timer 1 reaches the period value.
  • ECTC (Enable Compare Timer 1 Count Direction Change Interrupt Status) is set to generate an interrupt and change the count direction when compare timer 1 reaches 0.
  • CT1FP (Compare Timer 1 Period Flag) is set when compare timer 1 reaches the period value. If CTM is set, the count direction changes also. This flag must be cleared by software.
  • CT1FC (Compare Timer 1 Count Direction Change Flag) is set when compare timer 1 reaches 0 and changes the count direction. This flag must be cleared by software.
Get more information about the
Peripheral Simulation Capabilities
of the µVision Debugger.