Keil™, An ARM® Company

Device Database®

Home Products Events Support
Search Keil.com for:

Product Information

Device Database®

Evaluation Software

Compliance Testing

Distributors

  • Overview

    Select your country for a list of the
    distributors available in your area.

Peripheral Simulation

For Silicon Laboratories, Inc. C8051F320 — Power Saving Modes (Idle and Power Down)

Simulation support for this peripheral or feature is comprised of:

  • VTREGs (Virtual Target Registers) which support I/O with the peripheral.

These simulation capabilities are described below.

RST VTREG
Data Type: bit

RST simulates the reset pin of the MCU. This pin is bi-directional, allowing an external reset input or a Power On Reset (POR), generated internally, to be output on this pin.

Get more information about the
Peripheral Simulation Capabilities
of the µVision Debugger.
Contact Site Map Press PrivacyCopyright © 2008 Keil™, An ARM® Company. All rights reserved.